**Specifications Table**TableSubject area*Electronics*More specific subject area*Nano-electronics*Type of data*Table, figure*How data was acquired*QCADesigner and QCAPro tools have been used to acquire the data set*Data format*Analyzed*Data accessibility*Data is within this article*

**Value of the data**•This data can help researchers who are going to design ultra-low power reversible system.•The proposed circuit layout can be employed to design efficient large scale reversible system.•Nano-communication system can be easily designed by implementing the proposed reversible gates.

1. Data {#s0005}
=======

This article describes the QCA implementation of the basic reversible gate such as: Double Feynman, Toffoli, TR, BJN, R, NG, SCL and BVF gates. [Table 1](#t0005){ref-type="table"} describe the energy dissipation dataset at different tunneling energy level, $\gamma{= 0.5}E_{k},\gamma{= 1}E_{k}$ and $\gamma{= 1.5}E_{k}$.

2. Experimental design, materials and methods {#s0010}
=============================================

2.1. QCA implementation {#s0015}
-----------------------

To design the proposed gates, a 5-input majority voter gate [@bib1] based 3-input exclusive-OR gate has been used. QCADesigner with default simulation engine has been employed to simulate the proposed circuit layouts. The QCA representation of the proposed gates is shown in [Fig. 1](#f0005){ref-type="fig"}.

2.2. Power dissipation analysis {#s0020}
-------------------------------

In order to estimate the energy dissipation of proposed circuits, QCAPro [@bib2] a power analyzing tools has been employed. The energy dissipation is analyzed in three different tunneling energy levels at 2 K temperature. The power dissipation by a QCA cell is calculated using the Hartree-Fock approximation. The Hamiltonian matrix of a mean-field approach is illustrated as [@bib2], [@bib3], [@bib4].$$H = \begin{bmatrix}
{\frac{{- E}_{k}}{2}\sum_{i}{C_{i}{\mspace{2mu} f}_{i,{\mspace{2mu} j}}}} & {- \gamma} \\
{- \gamma} & {\frac{E_{k}}{2}\sum_{i}{C_{i}{\mspace{2mu} f}_{i,{\mspace{2mu} j}}}} \\
\end{bmatrix} = \begin{bmatrix}
{\frac{{- E}_{k}}{2}\left( {C_{j{- 1}} + C_{j{+ 1}}} \right)} & {- \gamma} \\
{- \gamma} & {\frac{E_{k}}{2}\left( {C_{j{- 1}} + C_{j{+ 1}}} \right)} \\
\end{bmatrix}$$

According to the upper bound power dissipation model [@bib2] the power dissipation by a QCA cell is given as$$P_{\mathit{diss}} = \frac{E_{\mathit{diss}}}{T_{\mathit{cc}}}\left\langle {\frac{ħ}{{2T}_{\mathit{cc}}}{\overset{\rightarrow}{Г}}_{\mspace{-10mu} +} \times \left\lbrack {- \frac{{\overset{\rightarrow}{Г}}_{\mspace{-10mu} +}}{\left| {\overset{\rightarrow}{Г}}_{\mspace{-10mu} +} \right|}\tan h\left( \frac{ħ\left| {\overset{\rightarrow}{Г}}_{\mspace{-10mu} +} \right|}{k_{B}T} \right) + \frac{{\overset{\rightarrow}{Г}}_{\mspace{-10mu} -}}{\left| {\overset{\rightarrow}{Г}}_{\mspace{-10mu} -} \right|}\tan{h\left( \frac{ħ\left| {\overset{\rightarrow}{Г}}_{\mspace{-10mu} -} \right|}{k_{B}T} \right)}} \right\rbrack} \right\rangle$$
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###### 

Energy dissipation analysis of proposed reversible logic gates at three different tunneling energy levels.

Table 1

  Circuit               Leakage energy dissipation (meV)   Switching energy dissipation (meV)   Total energy dissipation (meV)                                           
  --------------------- ---------------------------------- ------------------------------------ -------------------------------- ------- ------- ------- ------- ------- -------
  Double Feynman gate   3.49                               9.71                                 16.54                            21.78   19.43   16.29   25.27   29.14   32.83
  Toffoli gate          2.65                               7.58                                 13.44                            16.79   14.92   12.85   19.44   22.5    26.29
  TR gate               5.06                               15.95                                27.20                            34.80   30.66   26.38   39.87   46.62   53.59
  BJN gate              3.23                               8.97                                 16.04                            19.65   17.59   15.18   22.88   26.56   31.22
  R gate                4.98                               14.68                                26.95                            33.82   29.74   25.39   38.8    44.42   52.34
  NG gate               4.37                               13.99                                25.83                            32.21   27.98   24.29   36.58   41.97   50.12
  SCL gate              2.97                               8.91                                 15.17                            18.29   17.19   15.88   21.26   26.1    31.05
  BVF gate              3.08                               9.7                                  16.54                            21.16   18.64   16.04   24.24   28.34   32.58
